Chip Design for Submicron VLSI: cmos layout and simulation
Material type:
TextPublication details: Australia: CENGAGE Learning ,2013.Edition: NADescription: 640p. 0 OriginalISBN: - 9788131501955
- 621.3815 UYE
| Item type | Current library | Collection | Call number | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|---|
Books
|
UITU Library | Engineering Technology | 621.3815 UYE (Browse shelf(Opens below)) | Available | Q10036 |
Browsing UITU Library shelves, Collection: Engineering Technology Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available |
|
No cover image available | No cover image available |
|
||
| 621.3815 TOK Digital Electronics | 621.3815 TOK Digital Electronics: principles and applications | 621.3815 TOK Digital Electronics: principles and applications | 621.3815 UYE Chip Design for Submicron VLSI: cmos layout and simulation | 621.3815 WES CMOS VLSI Design; A Circuits and Systems Perspective | 621.38152 BUC CMOS/TTL Digital Systems Design | 621.38152 LAN CMOS Cook Book |
Includes Index
There are no comments on this title.
Log in to your account to post a comment.

